GPU Programming in Computer Vision

CUDA Memories

Outline

- Overview of Memory Spaces
- Shared Memory
- Texture Memory
- Common programming strategy for memory accesses
- See the Programming Guide for more details

OVERVIEW OF MEMORY SPACES

CUDA Memories

Each thread can:

- Read/write per-thread registers
- Read/write per-block shared memory
- Read/write per-grid global memory
- Read/only per-grid constant memory



CUDA Memories

Memory	Location	Cached	Access	Scope
Register	Register On-chip		Read/write	One thread
Local	Local Off-chip		Read/write	One thread
Shared	On-chip	N/A	Read/write	All threads in a block
Global	Off-chip	No	Read/write	All threads + host
Constant	Off-chip	Yes	Read	All threads + host
Texture	Off-chip	Yes	Read (CUDA 2.1	All threads + host
			and previous)	

Other Memories:

- Local Memory
- Texture Memory
 - both are part of global memory



CUDA Variable Type Qualifiers

Variable declaration	Memory	Scope	Lifetime
<pre>int var;</pre>	register	thread	thread
<pre>int array_var[10];</pre>	local	thread	thread
<pre>sharedint sharedvar;</pre>	shared	block	block
	global	grid	application
<pre>constant int constant_var;</pre>	constant	grid	application

- "automatic" scalar variables without qualifier reside in a register
 - compiler may spill to thread local memory
- "automatic" array variables without qualifier reside in thread local memory

CUDA Variable Type Performance

Variable declaration	Memory	Penalty
<pre>int var;</pre>	register	1x
<pre>int array_var[10];</pre>	local	100x
<pre>sharedint shared_var;</pre>	shared	1x
	global	100x
<pre>constant int constant_var;</pre>	constant	1x

- scalar variables reside in fast, on-chip registers
- shared variables reside in fast, on-chip memories
- thread local arrays & global variables reside in off-chip memory
- constant variables reside in cached off-chip

CUDA Variable Type Scale

Variable declaration	Instances	Visibility
<pre>int var;</pre>	100,000s	1
<pre>int array_var[10];</pre>	100,000s	1
<pre>shared int shared_var;</pre>	100s	100s
device int global_var;	1	100,000s
<pre>constant int constant_var;</pre>	1	100,000s

- 100Ks per-thread variables, R/W by 1 thread
- 100s shared variables, each R/W by 100s of threads
- I global variable is R/W by 100Ks threads
- I constant variable is readable by 100Ks threads

Where to declare variables?



Example: Thread local variables

// motivate per-thread variables with
// Ten Nearest Neighbors application
______global____void ten_nn(float2 *result, float2 *ps, float2 *qs,
_______size_t num_qs)

Register

Loca

memory

// p goes in a register
float2 p = ps[threadIdx.x];

// big array, or indices are data dependant
float2 heap[10];

```
// small array, and indices known at compile time
float2 qarray[2];
qarray[0] = qs[threadIdx.x];
qarray[1] = qs[threadIdx.x + blockDim.x];
```

Local Memory

Compiler might place variables in local memory:

- too many register variables
- a structure consumes too much register space
- an array is not indexed with constant quantities, i.e.
 when the addressing of the array is not known at compile time



SHARED MEMORY

Global and Shared Memory

Global memory is located off-chip

- high latency (often the bottleneck of computation)
- important to minimize accesses
- not cached for CC 1.x GPUs
- main difficulty: try to coalesce accesses (more later)

Shared memory is on-chip

- Iow latency
- like a user-managed per-multiprocessor cache
- minor difficulty: try to minimize or avoid bank conflicts (more later)

Take Advantage of Shared Memory

- Hundreds of times faster than global memory
- Threads can cooperate via shared memory
- Avoid multiple loads of same data by different threads of the block
- Use one/a few threads to load/compute data shared by all threads in the block

```
// forward differences discretization of derivative
 global void diff naive(float *result, float *input, int n)
{
 int i = threadIdx.x + blockDim.x*blockIdx.x;
 float res = 0;
 if (i+1 < n)
  {
   // each thread loads two elements from global memory
   float xplus1 = input[i+1];
                                        two loads
   float x0 = input[i];
   res = xplus1 - x0;
                                 What are the bandwidth
  }
 result[i] = res;
                               requirements of this kernel?
```

```
// forward differences discretization of derivative
 global void diff naive(float *result, float *input, int n)
{
 int i = threadIdx.x + blockDim.x*blockIdx.x;
 float res = 0;
 if (i+1 < n)
  {
   // each thread loads two elements from global memory
   float xplus1 = input[i+1];
                                    again by thread i-1
   float x0 = input[i];
                                     once by thread i
   res = xplus1 - x0;
                               How many times does this
  }
                                 kernel load input[i]?
 result[i] = res;
```

```
// forward differences discretization of derivative
 global void diff naive(float *result, float *input, int n)
{
 int i = threadIdx.x + blockDim.x*blockIdx.x;
 float res = 0;
 if (i+1 < n)
  {
    // each thread loads two elements from global memory
   float xplus1 = input[i+1];
   float x0 = input[i];
                                          Idea:
   res = xplus1 - x0;
                                 eliminate redundancy
  }
                                    by sharing data
 result[i] = res;
```

// forward differences discretization of derivative global void diff shm(float *result, float *input, int n) { int i = threadIdx.x + blockDim.x*blockIdx.x; int iblock = threadIdx.x; // local "block" version of i // allocate shared array, of constant size BLOCK SIZE shared float sh data[BLOCK SIZE]; // each thread reads one element and writes into sh data sh data[iblock] = input[i]; // ensure all loads complete before continuing syncthreads();

```
// forward differences discretization of derivative
 global void diff shm(float *result, float *input, int n)
{
  . . .
 float res = 0;
 if (i+1 < n)
    // handle thread block boundary
    int xplus1 = (iblock+1<blockDim.x? sh data[iblock+1]</pre>
                                        input[i+1]);
    int x0 = sh data[i];
    res = xplus1 - x0;
  }
 result[i] = res;
}
```

```
// forward differences discretization of derivative
 qlobal
void diff naive(float *result, float *input, int n)
  int i = threadIdx.x + blockDim.x*blockIdx.x;
  float res = 0;
  if (i+1 < n)
  ł
    // each thread loads two elements from global
    memory
    float xplus1 = input[i+1];
    float x0
                 = input[i];
    res = xplus1 - x0;
  result[i] = res;
}
```

```
// forward differences discretization of derivative
qlobal
void diff shm(float *result, float *input, int n)
  int i = threadIdx.x + blockDim.x*blockIdx.x;
  int iblock = threadIdx.x; // local version of i
  // allocate shared array, of constant size
    BLOCK SIZE
    shared float sh data[BLOCK SIZE];
  // each thread reads one element to sh data
  sh data[iblock] = input[i];
  // ensure all loads complete before continuing
    syncthreads();
  float res = 0;
  if (i+1 < n)
  ł
```

Optimization Analysis

Implementation	Original	Improved
Global Loads	2N	N + N/BLOCK_SIZE
Global Stores	Ν	Ν
Throughput	36.8 GB/s	57.5 GB/s
SLOCs (# lines of code)	18	35
Relative Improvement	1x	1.57x
Improvement/SLOC	1x	0.81x

- Experiment performed on a GT200 chip
 - Improvement likely better on an older architecture
 - Improvement likely worse on a newer architecture
- Optimizations tend to come with a development cost

Shared Memory: Dynamic allocation

Size known at compile time

```
global void kernel (...)
{
    shared float s data[BLOCK SIZE];
  • • •
}
int main(void)
{
  • • •
  kernel <<<grid,block>>> (...);
  • • •
}
```

Size known at kernel launch

```
global void kernel (...)
{
  extern ______shared____float s_data[];
  . . .
int main(void)
{
  . . .
  int smBytes = block.x*block.y
           *block.z*sizeof(float);
  kernel <<<grid,block smBytes>>> (...);
  • • •
```

Synchronizing Threads within a Block

syncthreads();

Synchronizes all threads in a block

- generates a barrier synchronization instruction
- no thread can pass this barrier until all threads in the block reach it
- used to avoid Read-After-Write / Write-After-Read / Write-After-Write hazards for shared memory accesses
- Allowed in conditional code ("if", "while", etc.) only if the conditional is uniform across the block
 - e.g. every thread follows the same "if"- or "else"-path

TEXTURE MEMORY

Texture Memory

- Actually part of global memory
- Read-only, cached
- Global memory reads are performed through extra hardware for texture manipulation

SMX	(
	War	n Sal	odular	_	_	Wa	m Schor	Ins	tructi	on Ca	cne	n Sok	odulor	_	-	Wa	m Sahar	lulor	
Dispatch Dispatch			Dispatch Dispatch				Dispatch Dispatch				Dispatch Dispatch								
	÷		+			+		÷			Ŧ		Ŧ						
							Regi	ster F	File (65,53	6 x 3	2-bit)							
+		-	-	-				-	0.511	-		-	-	-	-			-	-
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Gore	DPUnit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
								Inter	conne	ict Ne	twork								
							64 KB	Share	ed Me	emor	y / L1	Cac	he						
							48 K	B Rea	ad-O	nly D	ata C	ache							
	Tex		Tex			Tex		Tex			Tex		Tex			Tex		Tex	
	Tex		Tex			Tex		Tex			Tex		Tex			Tex		Tex	

Textures: Utilize Texture Memory

Texture is a CUDA abstraction for reading data

Benefits:

- Data is cached
 - optimized for 2D spatial locality
 - 32 B cache line (smaller than global mem cache line 128 B)
- Filtering with no additional costs
 - linear / bilinear / trilinear
- Wrap modes with no additional costs
 - for "out-of-bounds" addresses
- Addressable in 1D, 2D, or 3D
 - using integer or normalized [0,1) coordinates

Textures: Usage (General)

Host (CPU) code:

- allocate global memory
- create a texture reference object
- bind the texture reference to the allocated memory
- when done: unbind texture reference

Device (GPU) code:

- Fetch (reads) using texture reference
- tex1D(texRef,x), tex2D(texRef,x,y), tex3D(texRef,x,y,z)

Textures: Usage (Texture Reference)

Define a texture reference at file scope:

texture <Type, Dim, ReadMode> texRef;

- Type: int, float, float2, float4, ...
- Dim: 1, 2, or 3, data dimension
- ReadMode:
 - cudaReadModeElementType
 - for integer-valued textures: return value as is
 - cudaReadModeNormalizedFloat
 - for integer-valued textures: normalize value to [0,1)

Textures: Usage (Set Parameters)

Set boundary conditions for x and y

Enable/disable filtering

texRef.filterMode = cudaFilterModePoint

cudaFilterModePoint, cudaFilterModeLinear

Set whether coordinates are normalized to [0,1) texRef.normalized = false

Textures: Usage (Bind/Unbind)

Bind texture to array

cudaBindTexture2D

(NULL, &texRef, ptr, &desc, width, height, pitch)

- ptr: pointer to allocated array memory
- width: width of array
- height: height of array
- pitch: pitch of array in bytes
- desc: number of bits for each texture channel
 - cudaCreateChannelDesc<float>() // or float2, float4, int, …

Unbind texture

cudaUnbindTexture(texRef)

Textures: Example

. . .

```
texture<float,2,cudaReadModeElementType> tex1; // at file scope
```

```
global void kernel (...)
   int x = threadIdx.x + blockDim.x*blockIdx.x;
   int y = threadIdx.y + blockDim.y*blockIdx.y;
   float val = tex2D(tex1, x+0.5f, y+0.5f); // add 0.5f to get center of pixel
    • • •
}
int main(void)
{
    . . .
    cudaChannelFormatDesc desc = cudaCreateChannelDesc<float>();
    tex1.addressMode[0] = cudaAddressModeClamp; // clamp x to border
    tex1.addressMode[1] = cudaAddressModeClamp; // clamp y to border
    tex1.filterMode = cudaFilterModeLinear;
                                                 // linear interpolation
    tex1.normalized = false; // access as (x+0.5f, y+0.5f), not as ((x+0.5f)/w, (y+0.5f)/h)
    cudaBindTexture2D(NULL, &tex1, d ptr, &desc, w, h, pitchBytes);
   kernel <<<grid,block>>> (...);
    cudaUnbindTexture(tex1);
```

Constant Memory

Part of global memory

- Read-only, cached
 - Cache is dedicated
 - same as for textures
 - will not be overwritten by other global memory reads
- fast
- Iimited size (48 KB)
 - few small crucial parameters

SMX								Inc	tructi	on Ca	cho									
-	War	rp Sch	neduler	-	-	Wa	rp Sche	duler			War	n Sct	neduler	-		Wa	rp Sche	duler		
Di	spatc	h	Dispat	tch	Dispatch Dispatch				Dispatch Dispatch				Dispatch Dispatch							
	+		+			+	D	+			+	0 - 14	+			+ +				
L					_		Regi	egister File (65,536 x			5 x 32-bit)									
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
							0.4.16	Inter	conne	ect Ne	twork									
							64 KB	Share	ed Me	emor	y/L1	Cac	ne							
							48 K	B Rea	ad-O	nly D	ata C	ache								
	Tex		Tex			Tex		Tex	(Tex		Te>			Tex		Tex		
	Tex		Tex			Tex		Tex	(Tex Tex				Tex		Tex				

Constant Memory

- Defined as file scope
- Qualifier: <u>constant</u>
 - __constant__ float myparam;

__constant__ float constKernel[KERNEL_SIZE];

- Read from device
 - float val = myparam; val = constKernel[0];
- Write from host
 - cudaMemcpyToSymbol (constKernel, h_ptr, sizeBytes);

COMMON PROGRAMMING STRATEGY FOR MEMORY ACCESSES

Global memory access is slow

400-800 clock cycles

Hardware coalesces (combines) memory accesses

- chunks of size 32 B, 64 B, 128 B
- aligned to multiples of 32 B, 64 B, 128 B, respectively

Coalescing is per warp (CC 1.x: per halfwarp)

- each thread reads a char: 1B*32 = 32 B chunk
- each thread reads a float: 4B*32 = 128 B chunk
- each thread reads a int2: 8B*32 = 2*128 B chunks

Global memory access is slow

400-800 clock cycles

Make sure threads within a warp access

a contiguous memory region

as few 128 B segments as possible (CC>=2.0)

- CC >= 2.0: Cached accesses, cache line is always 128 B
- CC 1.x: more restrictive as to when coalescing occurs

Huge performance hit for non-coalesced accesses

- memory accesses per warp will be serialized
- worst case: reading chars from random locations

Aligned and non-sequential									
Addresses:	96	128	160	192	224	256	288		
-									
	Threads:	0				31			
Compute capability:	1.0 and	1 1.1	1.2 and 1.3	3	2.x a	and 3.x			
Memory transactions:		Unca	ched		Uncached	Cach	ed		
	8x 32B at	128	1x 64B at 128		1x 32B at 128	1x 128B at	t 128		
	8x 32B at	160	1x 64B at 192		1x 32B at 160				
	8x 32B at	192			1x 32B at 192				
	8x 32B at	224			1x 32B at 224				

Aligned and non-sequential										
Addresses:	96	128	160	192	224	256	288			
-				1111						
	Threads:	0				31				
Compute capability:	1.0 and	1.1	1.2 and 1.3		2.x a	and 3.x				
Memory transactions:		Unca	ached		Uncached	Cached				
	8x 32B at	128	1x 64B at 128	1)	32B at 128	1x 128B at	128			
	8x 32B at	160	1x 64B at 192	1)	32B at 160					
	8x 32B at	192		1>	32B at 192					
	8x 32B at	224		1)	32B at 224					

Mis-aligned and sequential										
Addresses:	96 128	160 19	224	256 288						
-	111	///////////////////////////////////////	///////////////////////////////////////	////						
	Threads: 0			31						
Compute capability:	1.0 and 1.1	1.1 1.2 and 1.3 2.x and 3.x								
Memory transactions:	Unc	ached	Uncached	Cached						
	7x 32B at 128	1x 128B at 128	1x 32B at 128	1x 128B at 128						
	8x 32B at 160	1x 64B at 192	1x 32B at 160	1x 128B at 256						
	8x 32B at 192	1x 32B at 256	1x 32B at 192							
	8x 32B at 224		1x 32B at 224							
	1x 32B at 256		1x 32B at 256							

- Global memory access is slow (400-800 clock cycles)
 - Much slower access than shared memory
- Tile data to take advantage of fast shared memory
 - process each subset in an own thread block
- Load data from global memory to shared memory
 using as coalesced accesses as possible
- Process data in shared memory
- Store data back to global memory
 - using as coalesced accesses as possible



Partition data into subsets that fit into shared memory



Handle each data subset with one thread block



Load the subset from global memory to shared memory, using multiple threads to exploit memory-level parallelism





Perform the computation on the subset from shared memory



Copy the result from shared memory back to global memory

- Carefully partition data according to access patterns
- Read-only -> _____ constant____ memory (fast)
- R/W & shared within block shared memory (fast)
- R/W within each thread -> registers (fast)
- Indexed R/W within each thread -> local memory (slow)

Question:

}

```
_global___void race(void)
{
    shared__int my_shared_variable;
    my_shared_variable = threadIdx.x;
```

```
// what is the value of
// my_shared_variable?
```

- This is a race condition
- The result is undefined
- The order in which threads access the variable is undefined without explicit coordination
- Use barriers (e.g., <u>syncthreads</u>) or atomic operations (e.g., <u>atomicAdd</u>) to enforce <u>well-</u> defined semantics

Use <u>syncthreads</u> to ensure data is ready for access

```
global _____void share_data(int *input)
{
    _____shared____int data[BLOCK_SIZE];
    data[threadIdx.x] = input[threadIdx.x];
    _____syncthreads();
    // the state of the entire data array
    // is now well-defined for all threads
    // in this block
```

}

Use atomic operations to ensure exclusive access to a variable

// assume *result is initialized to 0
__global___void sum(int *input, int *result)
{
 atomicAdd(result, input[threadIdx.x]);
}

// after this kernel exits, the value of
// *result will be the sum of the input

}

Resource Contention

- Atomic operations aren't cheap!
- They imply serialized access to a variable

```
global___void sum(int *input, int *result)
{
   atomicAdd(result, input[threadIdx.x]);
}
....
// how many threads will contend
// for exclusive access to result?
sum<<<<B,N/B>>>(input,result);
```



Divide & Conquer

- Per-thread atomicAdd to a _____shared___ partial sum
- Per-block atomicAdd to the total sum

Hierarchical Atomics

global void sum(int *input, int *result) **{** _____shared____int partial sum; // thread 0 is responsible for // initializing partial sum if(threadIdx.x == 0) partial sum = 0;syncthreads();

Hierarchical Atomics

}

// thread 0 updates the total sum
if(threadIdx.x == 0)
atomicAdd(&result, partial_sum);

Advice

- Use barriers such as <u>syncthreads</u> to wait until <u>shared</u> data is ready
- Prefer barriers to atomics when data access patterns are regular or predictable
- Prefer atomics to barriers when data access patterns are sparse or unpredictable
- Atomics to <u>shared</u> variables are much faster than atomics to global variables
- Don't synchronize or serialize unnecessarily

Final Thoughts

- Effective use of CUDA memory hierarchy decreases bandwidth consumption to increase throughput
- Use <u>shared</u> memory to eliminate redundant loads from global memory
 - Use <u>syncthreads</u> barriers to protect <u>shared</u> data
 - Use atomics if access patterns are sparse or unpredictable
- Optimization comes with a development cost
- Memory resources ultimately limit parallelism