**GPU Programming in Computer Vision** 

Thomas Möllenhoff, Robert Maier, Lingni Ma, Caner Hazırbaş

**Introduction to Parallel Computing** 

Technical University of Munich, Computer Vision Group Winter Semester 2015/2016, March 15 – April 15

### **Computer Vision Group**



Prof. Dr. Daniel

Dr. habil. Rudolph

Triebel

Cremers

Jakob Engel



Dr. Xiaoqin Zhang

John Chiotellis

Christian Kerl

Robert Maier

Rui Wang



Rodolà

Vladimir Golkov

Philip Häusser

Caner Hazırbaş




Mariano Jaimez

Georg Kuschk



Zorah Lähner

Emanuel Laude









Thomas Möllenhoff Mohamed Souiai Jan Stühmer










#### **Our Research**



### **This Course**

#### Parallel Programming with CUDA

#### Computer Vision Basics

- image filtering (convolution, diffusion, denoising)
- basic algorithms

#### Final Project

#### **Course Goals**

- Learn how to program massively parallel processors and achieve
  - high performance
  - functionality and maintainability
  - scalability across future generations
- Acquire technical knowledge required to achieve above goals
  - principles and patterns of parallel programming
  - processor architecture features and constraints
  - programming API, tools and techniques
- Apply this knowledge to implement computer vision algorithms efficiently

### Course Timeline: 15.03. – 15.04.

March 15-18 (this week) : Lecture

- 2-4h lectures (attendance mandatory)
- programming exercises

#### March 21-April 13: Student project

- advanced applications
- groups of 3 students
- unsupervised

#### April 14-15: Presentations

<	I	>				
Мо	Di	Mi	Do	Fr	Sa	So
29	1	2	3	4	5	6
_			10			
14	15	16	17	18	19	20
21	22	23	24	25	26	27
28	29	30	31	1	2	3
4	5	6	7	8	9	10

### Course Timeline: 15.03. – 15.04.

March 15-18 (this week) : Lecture

- 2-4h lectures (attendance mandatory)
- programming exercises

#### March 21-April 13: Student project

- advanced applications
- groups of 3 students
- unsupervised
- April 14-15: Presentations

<		>				
Мо	Di	Mi	Do	Fr	Sa	So
28	29	30	31	1	2	3
4	5	6	7	8	9	10
11	12	13	14	15	16	17
18	19	20	21	22	23	24
25	26	27	28	29	30	1
2	3	4	5	6	7	8

### Lecture Week (March 15 – 18)

#### Lecture

- starts at 10:00 sharp each day
- attendance mandatory to pass the course

#### Exercises

- until 18:00 each day
- present solutions on next day after the lecture
- there will be an exercise sheet each day from Tuesday – Friday
- you have to be able to explain the code to receive the points

### Final Project (March 21 – April 13)

- Implement a Computer Vision algorithm in CUDA
- On Friday we will present suggestions for the final project
- Form groups of three for the project and let us know until Monday 21.03.
- Meet your tutor regularly
- If we detect cheating, all involved groups get the grade 5.0

### **Presentation and Demo (April 14-15)**

- 15 minutes per group
- Prepare slides
- Explain the task
- Explain how you proceeded to solve the task
- Show your results



- 25 % : Exercises of the first week
- 75 % : Final project

### "Work @ Home" ™


- You can access your computer remotely:
  - ssh -X p123@atcremers42.informatik.tu-muenchen.de
- p123: replace with your login
- atcremers42: replace with your computer name
  - type hostname to find out the name

- Works from within Linux or Mac
  - for Mac: install XQuartz first (X11 server)

### Why Massively Parallel Processing?

#### A quiet revolution: Performance!

computations: TFLOPs vs. 100 GFLOPs




#### GPU in every PC – massive volume & impact

### Why Massively Parallel Processing?

#### A quiet revolution: Performance!

bandwidth: ~5x



#### GPU in every PC – massive volume & impact

### **Serial Performance Scaling is Over**

Cannot continue to scale processor frequencies
 no 10 GHz chips

# Cannot continue to increase power consumption can't melt chip

Can continue to increase transistor density
 as per Moore's Law

### How to Use Transistors?

Larger caches ... decreasing

- Instruction-level parallelism ... decreasing
  - out-of-order execution, speculation, ...
- Data-level parallelism ... increasing
  - vector units, SIMD execution, ...
  - Intel SSE, GPUs, ...
- Thread-level parallelism ... increasing
  - multithreading, multicore, manycore

### Design Difference: CPU vs. GPU

- Different goals produce different designs
  - CPU must be good at everything, parallel or not
  - GPU assumes work load is highly parallel
- CPU: minimize latency experienced by 1 thread
  - big on-chip caches
  - sophisticated control logic

#### GPU: maximize throughput of all threads

- skip big caches, multithreading hides latency
- share control logic across many threads, SIMD
- create and run thousands of threads

### Design Difference: CPU vs. GPU

#### Different goals produce different designs

- CPU must be good at everything, parallel or not
- GPU assumes work load is highly parallel

ALU	ALU			
ALU	ALU			
DRAM			[	DRAM
				ALU ALU

CPU minimize latency GPU maximize throughput

### **Enter the GPU**

- Massively parallel
- Affordable supercomputing



### **NVIDIA GPUs**

#### Compute Capability

- version number of the hardware architecture
- core architecture and incremental improvements

Arch	CC	GPUs	Features (e.g.)		
	1.0	8800 GTX, Tesla C870	Basic functionality		
Tesla	1.1	9800 GTX, Quadro FX 580	Atomics in global mem		
(2007)	1.2	GT 240, Quadro FX 1800M	Atomics in shared mem		
	1.3	GTX 285, Tesla C1060	Double precision		
Fermi	2.0	GTX 480/580, Tesla C2070	Memory cache		
(2010) 2.1		GTX 460, GTX 560 Ti	More cores (hardware)		
Kepler	3.0	GTX 680/770, Tesla K10	Power efficiency, Many cores		
(2012)	3.5	GTX 780/Titan, Tesla K20	Dynamic Parallelism, Hyper-Q		
Maxwell (2014)	5.0	GTX 750, GTX 750 Ti	135% performance/core 200% performance/watt		

### **NVIDIA GPUs**

#### Compute Capability

- version number of the hardware architecture
- core architecture and incremental improvements
- List of features for each Compute Capability:
   see NVIDIA Programming Guide: Appendix G.1

### **NVIDIA GPUs: Current Architecture**



- 5 multiprocessors (up to)
- 128 Cuda Cores per SM
  - 640 Cores in total (up to)

Ir spatch Uni T	Warp Sc t	on Buffe heduler D	ute Setup Ir Ispatch Un	Tess	sel		Stream O		iewport T						
Ir spatch Uni ≹ Registe Core	nstructio Warp Sc t t Pr File (1	on Buffe heduler D	r Ispatch Un	Instruct				utput							
Registe	Warp Sc t er File (1	heduler D	ispatch Un						on Buffe	r					
Registe	Warp Sc t er File (1	heduler D	ispatch Un				1	nstructio	on Buffe	r					
Registe Core	er File (1		+	sit											
Registe Core	er File (1		+	it	П			Warp Sc	inculier						
Core	_	16,384 x	32-hit)	_		Di	spatch Uni	t		Nispatch Un	it				
	Core		Register File (16,384 x 32-bit)						Register File (16,384 x 32-bit)						
Core		Core Core Core LD/ST SFU				Core	Core	Core	Core	LD/ST	SFU				
_	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Texture / L1 Cache															
Tex Tex							Tex			Tex					
l	nstructio	on Buffe	r			Instruction Buffer									
	Warp So t	cheduler C		nit		Warp Scheduler Dispatch Unit Dispatch Unit				nit					
Register File (16,384 x 32-bit)						Register File (16,384 x 32-bit)									
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU				
Texture / L1 Cache															
Tex			Tex		]		Төх			Төх					
	Core Core Core Core Tex Registe Core Core Core Core Core Core Core	Core         Core           Core         Core           Core         Core           Core         Core           Core         Core           Core         Core           Text         Vertext           Text         Vertext           Regist         Core           Core         Core	Image: matrix of the sector of the secto	Nome     Nome       Core     Core     Core     Los       Tor     Tor     Tor     Tor       Tor     Tor     Tor     Tor       Tor     Tor     Tor     Tor       Core     Core     Core     Los       Core     Core     Core     Core       Core     Core     Core     Los       Core <td>Core     Core     Core     Core     Core     Core     Seture       Tex     Tex     Tex     Tex       Registro     Core     Core     Core     Seture       Core     Core     Core     Seture       &lt;</td> <td>And     And     And       Core     Core     Core     SFU       Tox     Core     Core     SFU       Tox     Tox     SFU       Tox     Tox     SFU       Statistical Statisticore Statistical Statistical Statistical Statisticore Sta</td> <td>ComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeComeSFUComeComeComeComeComeSFUComeComeComeComeComeSFUComeTourTourTourTourTourTourTourTourTourTourTourTourTourSFUSFUComeComeComeSFUComeComeComeComeSFUSFUComeComeComeSFUComeComeComeComeSFUSFUComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeCome<td>NormNormNormNormNormCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreTorTorTorTorTorTorTorTorSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreC</td><td>NoteN</td><td>And CoreAnd CoreLoreLoreSFUCore<th< td=""><td>NormN</td></th<></td></td>	Core     Core     Core     Core     Core     Core     Seture       Tex     Tex     Tex     Tex       Registro     Core     Core     Core     Seture       Core     Core     Core     Seture       <	And     And     And       Core     Core     Core     SFU       Tox     Core     Core     SFU       Tox     Tox     SFU       Tox     Tox     SFU       Statistical Statisticore Statistical Statistical Statistical Statisticore Sta	ComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeComeSFUComeComeComeComeComeSFUComeComeComeComeComeSFUComeTourTourTourTourTourTourTourTourTourTourTourTourTourSFUSFUComeComeComeSFUComeComeComeComeSFUSFUComeComeComeSFUComeComeComeComeSFUSFUComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeComeComeComeSFUComeCome <td>NormNormNormNormNormCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreTorTorTorTorTorTorTorTorSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreC</td> <td>NoteN</td> <td>And CoreAnd CoreLoreLoreSFUCore<th< td=""><td>NormN</td></th<></td>	NormNormNormNormNormCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreTorTorTorTorTorTorTorTorSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreCoreCoreLOSTSFUCoreCoreC	NoteN	And CoreAnd CoreLoreLoreSFUCore <th< td=""><td>NormN</td></th<>	NormN				

#### Enter CUDA ("Compute Unified Device Architecture")

- Scalable parallel programming model
  - exposes the computational horsepower of GPUs
- Abstractions for parallel computing
  - Iet programmers focus on parallel algorithms
  - not mechanics of a parallel programming language
- Minimal extensions to familiar C/C++ environment to run code on the GPU
  - Iow learning curve

### **CUDA: Scalable Parallel Programming**

Provide straightforward mapping onto hardware

- good fit to GPU architecture
- maps well to multi-core CPUs too
- Execute code by many threads in parallel
- Scale to 100s of cores & 10,000s of threads
  - GPU threads are lightweight create / switch is free
  - GPU needs 1000s of threads for full utilization

## **Reference: CUDA Programming Guide**

#### CUDA comes with excellent documentation


doc/pdf in the CUDA folder, have a look!

#### CUDA Programming Guide

- one of the best CUDA references
- covers every CUDA feature
- provides in-depth explanations

#### Also: list of all CUDA functions:

CUDA\_Runtime\_API.pdf



### **Outline of CUDA Basics**

- Kernels and Thread Hierarchy
- Execution on the GPU
- Memory Management
- Error Handling And Compiling
- See the Programming Guide for the full API

# **BASIC KERNELS AND THREAD HIERARCHY**

### **CUDA Definitions**

#### Device: GPU

executes code in parallel

#### Host: CPU

manages execution on the device

#### Kernel: C/C++ function executed on the device

- executed by many threads
- each thread executes the same sequential program
- each thread is free to execute a unique code path

### **Quick Example**

#### CPU: Process subtasks serially one by one:

```
for( int i=0; i<n; i++ )
{
    c[i] = a[i] + b[i];
}</pre>
```

#### GPU: Process each subtask in its own thread:

```
global void vecAdd (float *a, float *b, float *c)
{
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    c[i] = a[i] + b[i];
}
Each thread knows its index
```

Iaunch enough threads to cover all data

### **Thread Hierarchy**


Kernel threads are grouped into blocks
 up to 512 or 1024 threads per block


Idea: Threads from the same block can cooperate

- synchronize their execution
- communicate via shared memory
- threads from different blocks cannot cooperate
- Allows transparent scaling to different GPUs
- All kernel blocks together form a grid

### **Thread Hierarchy**


- # threads per block: up to 512 (CC 1.x), up to 1024 (CC>=2.0)
- Blocks can be 1D, 2D, or 3D
- Grids can be 1D, 2D, or 3D
  - CC 1.x: only 1D or 2D
- Dimensions set at launch
   can be different for each grid





### **IDs and Dimensions**


- Threads:
  - 3D IDs, unique within a block
- Blocks:
  - 3D IDs, unique within a grid
- Built-in variables:
  - threadIdx, blockIdx
  - blockDim, gridDim



### **Array Accesses: Index Calculation**

Obtain unique array index from block/thread IDs

- threadIdx, blockIdx
- blockDim, gridDim



#### **Kernel Launch**

Usual C/C++ function call, with an additional specification of grid and block sizes:

mykernel <<< grid, block >>> (...);

- dim3 grid; dim3 block;
  - three ints: block.x, block.y, block.z
- Kernel is launched by the CPU
   CC >= 3.5: kernels can launch other kernels
   Executed on the GPU

#### **Example: One-dimensional Kernel**

```
global void mykernel (int *a, int n)
{
    int ind = threadIdx.x + blockDim.x * blockIdx.x;
    if (ind < n) a[ind] = a[ind] + 1;
}
int main()
{
    dim3 block = dim3(128,1,1); // 128 threads
    // ensure enough blocks to cover n elements (round up)
    \frac{dim3 \text{ grid} = dim3((n + block.x - 1) / block.x, 1, 1);}{dim3 \text{ grid} = dim3((n + block.x - 1) / block.x, 1, 1);}
    mykernel <<<grid, block>>> (d a, n);
    // Also possible:
    // launch 4 blocks, each with 128 threads
```

```
mykernel <<<4,128>>> (d a, n);
```

}

#### **Example: Two-dimensional Kernel**

```
global void mykernel (int *a, int w, int h)
{
   int x = threadIdx.x + blockDim.x * blockIdx.x;
   int y = threadIdx.y + blockDim.y * blockIdx.y;
   int ind = x + w*y;
   }
int main()
{
   dim3 block = dim3(32,8,1); // 32*8 = 256 threads
   // ensure enough blocks to cover w * h elements (round up)
   dim3 grid = dim3( (w + block.x - 1) / block.x,
                    (h + block.y - 1) / block.y, 1);
   mykernel <<<grid,block>>> (d A, dimx, dimy);
```

}

### **Always Check Validity of Indices**

# There may be more threads than array elements Always test whether the indices are within bounds

```
global void mykernel (int *a, int n)
{
    int_ind = threadIdx.x + blockDim.x * blockIdx.x;
    if (ind < n) a[ind] = a[ind] + 1;
}
 global void mykernel (int *a, int w, int h)
ł
    int x = threadIdx.x + blockDim.x * blockIdx.x;
    int y = threadIdx.y + blockDim.y * blockIdx.y;
    int ind = x + w * y;
    if (x < w \& \& y < h) a[ind] = a[ind] + 1;
}
```

#### **Exercise: IDs of Threads and Blocks**

```
kernel<<<4,4>>>>(d_a);
```

```
global void kernel (int *a)
   int idx = threadIdx.x + blockDim.x * blockIdx.x;
   a[idx] = 7;
                                     Output: 7777 7777 7777 7777
}
 global void kernel (int *a)
   int idx = threadIdx.x + blockDim.x * blockIdx.x;
   a[idx] = blockIdx.x;
}
                                     Output: 0 0 0 0 1 1 1 1 2 2 2 2 3 3 3 3
global void kernel(int *a)
   int idx = threadIdx.x + blockDim.x * blockIdx.x;
   a[idx] = threadIdx.x;
}
                                     Output: 0123 0123 0123 0123
```

### **Code Executed on GPU: Functions**

Special qualifiers to declare GPU functions:

- global : kernels launched by CPU to run on the GPU must return void
- device : auxiliary GPU functions can only be called on the GPU called from \_\_global\_\_ or \_\_device\_\_ functions
- host : "normal" CPU C/C++ functions can only be called on the CPU
- host \_\_\_\_\_\_\_ device \_\_\_\_: qualifiers can be combined callable from CPU and from GPU

### **Code Executed on GPU: Restrictions**

#### C/C++ with some restrictions

- only access to GPU memory
  - not to CPU memory
  - can access "pinned" CPU memory (special allocation needed)
  - from CUDA 6 and CC 3.0: GPU can access CPU memory
- no access to host functions
- no variable number of arguments
- no static variables in functions or classes

### **Code Executed on GPU: Features**

#### Many C/C++ features available for GPU code

- templates
- recursion (CC >=2.0)
- overloading
  - function overloading
  - operator overloading
- classes
  - stack allocation
  - heap allocation (CC >= 2.0)
  - inheritance, virtual functions (CC >= 2.0)
- function pointers (CC >= 2.0)
- printf() formatted output (CC >= 2.0)

#### Vector variants of basic types

- float2, float3, float4, double2, int4, char2, etc.
- float2 a=make\_float2(1,2); a.x=10; a.y=a.x;

#### **Blocks: Must Be Independent**

Any possible ordering of blocks should be valid


- presumed to run to completion without pre-emption
- can run in any order (order is unspecified)
- can run concurrently OR sequentially
- Blocks may coordinate but not synchronize
  - shared queue pointer: OK
  - shared lock: BAD ... can easily deadlock
- Independence requirement gives scalability

### **Execution of Kernels: Asynchronous**

- Kernel launches are asynchronous w.r.t. CPU
  - after kernel launch, control immediately returns
  - CPU is free to do other work while the GPU is busy
- Kernel launches are queued
  - kernel doesn't start until previous kernels are finished
  - concurrent kernels possible for CC >= 2.0 (given enough resources)
- Explicit synchronization if needed
  - cudaDeviceSynchronize()

# **EXECUTION ON GPU**

### **NVIDIA GPU Architecture**



- 16 independent multiprocessors (SMs)
- No shared resources except global memory
- No synchronization, always work in parallel

### Single Fermi SM Multiprocessor

#### 32 CUDA Cores per SM (512 total)

arithmetic/logic operations


#### 16 memory load/store units

(slow) access to off-chip GPU mem

#### **4** Special Function Units 1/X, 1/SQRT(X), SIN, COS, EXP, ...

#### 64 KB on-chip shared memory

- shared amongst CUDA cores
- enables thread communication



FP Unit

### **NVIDIA GPU Architecture: Current**

Kepler GPU (CC 3.x)



- 15 multiprocessors (up to)
- 192 Cuda Cores per SM
  - 2880 Cores in total (up to)

SMX	MX Instruction Cache																		
	War	n Scl	neduler		_	Wa	rp Scheo		truction	on Ca		n Sch	eduler	_		Wa	rp Sche	duler	_
Di	Dispatch Dispatch			Dispatch Dispatch			Warp Scheduler Dispatch Dispatch			D	Dispatch Dispatch								
	+		+			+					•		÷		+ +				
L.							Regi	ster	File (6	65,53									
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core		DP Unit	Core	Core	Core	DP Unit	LD/ST	<b>↓</b> SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST		Core		Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
							CAND		conne			<u> </u>							
							64 KB 3												
	Tex		Tex			Tex	40 K	Те	_		ata C Tex	achte	Тех	¢		Tex		Tex	
	Tex		Tex			Tex		Te			Tex		Тех			Тех		Tex	

### **NVIDIA GPU Architecture: Current**



- 5 multiprocessors (up to)
- 128 Cuda Cores per SM
  - 640 Cores in total (up to)


	мм										
	Vertex	x Fetch		P	olyMorph Tesse	Engine 2.	0	v	iewport T	ransform	
Attribute Setu			ute Setup		_	Stream C					
					Instructio	ion Cache					
	Instruction Buffer						l	nstructio	on Buffe	)r	
	Warp Scheduler Dispatch Unit Dispatch Unit						ispatch Uni	That p oc	heduler	Dispatch Un	
	+ +						+			+	34
	Register File (16,384 x 32-bit)				Regist	er File (1	16,384 x	32-bit)			
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
					Texture /	L1 Cache					
	Tex			Tex			Tex			Tex	
Instruction Buffer					Instruction Buffer						
	li li	nstructi	on Buffe	HT .				nstructi	on Buffe	ər	
Di	lı ispatch Uni	Warp Se	cheduler	er Dispatch U	nit		l ispatch Un	Warp So	cheduler	ər Dispatch Uı	nit
Di	ispatch Uni	Warp Se	cheduler	Dispatch U	nit	D	ispatch Un	Warp So	cheduler (	Dispatch Ur	nit
Di	Registe	Warp Se	cheduler c 16,384 x	Dispatch U	nit		ispatch Un ₽ Regist	Warp So it er File ('	theduler t	Dispatch Ur	
Core	Registr	Warp Si it er File ('	cheduler c 16,384 x Core	Dispatch Ur J 32-bit)		Core	ispatch Un	Warp So it er File (* Core	cheduler (	Dispatch Un	SFL
	Registe	Warp Se it er File (' Core	cheduler c 16,384 x	Dispatch U 32-bit) LD/ST	SFU		Regist	Warp So it er File ('	theduler t 16,384 x Core	Dispatch U 32-bit) LD/ST	nit SFL SFL
Core Core Core	Regista Core Core Core	Warp Si it er File (' Core Core Core	cheduler t 16,384 x Core Core Core	32-bit) LD/ST LD/ST	SFU SFU	Core Core Core	Regist Core Core Core	Warp So iit er File (' Core Core	cheduler ( 16,384 x Core Core Core	Dispatch Ur 32-bit) LD/ST LD/ST LD/ST	SFL SFL SFL
Core Core Core Core	Registr Core Core Core Core	Warp Si it Core Core Core Core	Cheduler Core Core Core Core Core	32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU	Core Core Core Core	Regist Core Core Core Core	Warp So it Core Core Core Core	cheduler t 16,384 x Core Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFL SFL SFL
Core Core Core Core	Regista Core Core Core Core Core	Warp Sc it Core Core Core Core Core Core	cheduler 16,384 x Core Core Core Core Core	32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU	Core Core Core Core Core	Regist Core Core Core Core Core Core	Warp Sc it Core Core Core Core Core Core	Core Core Core Core Core Core Core	Dispatch Ur 32-bit) LD/ST LD/ST LD/ST LD/ST	SFL SFL SFL SFL
Core Core Core Core Core Core	Registr Core Core Core Core Core Core	Warp Si it Core Core Core Core Core Core	cheduler ( 16,384 x Core Core Core Core Core	32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU	Core Core Core Core Core	Regist Core Core Core Core Core Core Core	Warp So it er File (' Core Core Core Core Core	Core Core Core Core Core Core Core	Dispatch Un 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFL SFL SFL SFL SFL
Core Core Core Core Core Core	Registr Core Core Core Core Core Core Core	Warp Si it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Alspatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU	Core Core Core Core Core Core	Regist Core Core Core Core Core Core Core Core	Warp St it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch Units 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFL SFL SFL SFL SFL SFL
Core Core Core Core Core Core	Registr Core Core Core Core Core Core	Warp Si it Core Core Core Core Core Core	cheduler ( 16,384 x Core Core Core Core Core	32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU SFU	Core Core Core Core Core Core Core	Regist Core Core Core Core Core Core Core	Warp So it er File (' Core Core Core Core Core	Core Core Core Core Core Core Core	Dispatch Un 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFL SFL SFL SFL SFL SFL
Core Core Core Core Core Core	Registr Core Core Core Core Core Core Core	Warp Si it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Alspatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU SFU	Core Core Core Core Core Core	Regist Core Core Core Core Core Core Core Core	Warp St it Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Dispatch Units 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFL SFL SFL SFL SFL

### Warps: Key Architectural Idea

SIMT (Single Instruction Multiple Thread) execution
 threads run in groups of 32 called warps

- All 32 threads in a warp execute the same instruction
  - always, no matter what (even if threads diverge)
- Threads are executed warp-wise by the GPU
  - for each warp, the 32 threads are executed in parallel
  - warps are executed one after another
  - but several warps can run simultaneously
    - up to 2 for CC 2.x, up to 6 for CC 3.x


### **Thread Hierarchy**



	Block	(1, 1)	N
Thread (0, 0)	Thread (1, 0)	Thread (2, 0)	Thread (3, 0)
/	~~~~	~~~	\ {
Thread (0, 1)	Thread (1, 1)	Thread (2, 1)	Thread (3, 1)
	~~~~	~~~	S.
Thread (0, 2)	Thread (1, 2)	Thread (2, 2)	Thread (3, 2)
	Ę	Ę	Ę
		4	4

### **Execution of Kernels on the GPU**

- Blocks are distributed across the Multiprocessors (SMs)
- Active blocks
  - are currently executed
  - reside on a multiprocessor
  - resources allocated
  - executed until finished
- Waiting blocks
  - wait to be executed
  - not yet assigned to a SM



### **Blocks Execute on Multiprocessors**

#### Each block is executed on one Multiprocessor (SM)

- cannot migrate
- reason for block independence

#### Several blocks per SM possible

- if enough resources available
- SM resources are divided among all blocks

#### Block threads share SM resources

- SM registers are divided up among the threads
- SM shared memory can be read/written by all threads

	Instruction Cache									
	1	Warp Sche		Warp Scheduler						
		Dispatch	Unit	Dispatch Unit						
	Register File (32,768 x 32-bit)									
7	-	-	+	_	-	-				
	Core	Core	Core	ore	LD/ST					
	Core	Core	Core	ore	LD/ST	SFU				
Core Port	Core	Core	Core	ore	LD/ST					
ollector	Core	Core	Core	ore	LD/ST	SFU				
	Core	Core	Core	Core	LD/ST					
	Core	Core	Core	ore	LD/ST	SFU				
	Core	Core	Core	ore	LD/ST	SFU				
	Core	Core	Core	Core	LD/ST	510				
	××××>		Interconnec	ct Network						
			64 KB Shared Me	mory / L1	Cacne					

CUD

Disp Operate FP Unit


Assume there are three blocks on one SM, with 128 threads per block:

block 0	block 1	block 2
128	128	128
threads	threads	threads

Threads from all blocks are divided into warps

#### In our example:

- 4 warps from every block (128 threads/32)
- 12 warps overall on SM (3 blocks \* 4 warps/block)
  - 12\*32 = 384 threads



Resources are allocated for all potential warps

- the state of every potentially executable warp is always present on the Multiprocessor, until finished
- overall many more potentially executable threads than CUDA Cores possible

#### Therefore:


- switching between warps is free
- any non-waiting warp can run

#### At each clock cycle

each warp scheduler chooses a warp which is ready to be executed

#### For each chosen warp

- the next instruction is executed for all 32 threads of the warp
- issued for execution to
  - **CUDA** Cores
  - or load/store units
  - or special function units
  - or texture units



FP Unit


time


ſ	Warp Sched	uler	Warp Scheduler				
	Dispatch U	Dispatch Unit					
	Register File (32,768 x 32-bit)						
		<b>+</b>					
	Core	Core	LD/ST LD/ST SFU				
	Core	Core	LD/ST				
CUDA Core Dispatch Port Operand Collector	Core	Core Core	LD/ST LD/ST SFU				
FP Unit INT Unit	Core	Core Core	LD/ST				
Result Queue	Core	Core Core	LD/ST LD/ST SFU				
	Core Core	Core Core	LD/ST				
	Core Core	Core Core	LD/ST LD/ST SFU				
	Core Core	Core Core	LD/ST				
		Interconnect Netw	ork				
	64	KB Shared Memory /	L1 Cache				
		Uniform Cache					

	Warp Scheduler	Warp Scheduler
In	struction Dispatch Unit	Instruction Dispatch Unit
	Warp 8 instruction 11	Warp 9 instruction 11
	Warp 2 instruction 42	Warp 3 instruction 33
	Warp 14 instruction 95	Warp 15 instruction 95
	1	1
	Warp 8 instruction 12	Warp 9 instruction 12
	Warp 14 instruction 96	Warp 3 instruction 34
	Warp 2 instruction 43	Warp 15 instruction 96

## **MEMORY MANAGEMENT**

### **GPU Memory**





### **GPU Memory**

#### CPU and GPU have separate memory spaces

- data is moved across PCIe bus
- use functions to allocate/set/copy memory on GPU
  - very similar to corresponding C functions

#### Pointers are just addresses

- cannot tell from pointer if memory is on GPU or CPU
  - but possible for CC>=2.0: unified virtual addressing
- must exercise care when dereferencing:
  - crash if GPU dereferences pointer to CPU memory
  - and vice versa

#### **Allocation / Release**

#### Host (CPU) manages device (GPU) memory:

- cudaMalloc (void \*\*pointer, size\_t nbytes)
- cudaMemset (void \*pointer, int value, size\_t count)
- cudaFree (void\* pointer)

```
int n = 1024;
size_t nbytes = n*sizeof(int);
int *d_a = NULL;
cudaMalloc(&d_a, nbytes);
cudaMemset(d_a, 0, nbytes);
cudaFree(d_a);
```

### Data Copies Between GPU and CPU

- cudaMemcpy (void \*dst, void \*src, size\_t nbytes, cudaMemcpyKind direction);
  - blocks the CPU thread until all bytes have been copied
  - non-blocking variants are also available
  - doesn't start copying until all previous CUDA calls complete
- cudaMemcpyKind:
  - cudaMemcpyHostToDevice
  - cudaMemcpyDeviceToHost
  - cudaMemcpyDeviceToDevice

#### **Example Host Code**

```
// allocate and initialize host (CPU) memory
float *h_a = \ldots, *h_b = \ldots; *h_c = \ldots (empty)
// allocate device (GPU) memory
float *d a, *d b, *d c;
cudaMalloc( &d a, n * sizeof(float) );
cudaMalloc( &d b, n * sizeof(float) );
cudaMalloc( &d c, n * sizeof(float) );
// copy host memory to device
cudaMemcpy( d a, h a, n * sizeof(float), cudaMemcpyHostToDevice );
cudaMemcpy( d b, h b, n * sizeof(float), cudaMemcpyHostToDevice );
// launch kernel
\dim 3 \ block = \dim 3(128, 1, 1);
dim3 grid = dim3((n + block.x - 1) / block.x, 1, 1);
vecAdd <<<grid, block>>> (d a, d b, d c);
// copy result back to host (CPU) memory
cudaMemcpy( h c, d c, n * sizeof(float), cudaMemcpyDeviceToHost );
```

// do something with the result...

```
// free device (GPU) memory
cudaFree(d_a);
cudaFree(d_b);
cudaFree(d_c);
```

#### Use float by Default

- GPUs can handle double since CC>=1.3
- But float operations are still much faster
  - by an order of magnitude
  - so use double only if float is not enough
- Avoid using double where not needed:
  - Add 'f' suffix to float literals:
    - 0.f, 1.0f, 3.1415f are of type float
    - 0.0, 1.0, 3.1415 are of type double
  - Use float version of math functions:
    - expf/logf/sinf/sqrtf/etc. take and return float
    - exp /log/sin/sqrt/etc. take and return double

### **Blocks Size: How To Choose?**

- Number of threads/block should be multiple of 32
  - because threads are always executed in groups of 32
- Rules of thumb:
  - not too small or too big: between 128 and 256 threads
  - start with dim3 (32, 8, 1), i.e. 256 threads
  - experiment with similar sized "power-of-2"-blocks:
    - (64,4,1), (128,2,1), (32,4,1), (64,2,1)
    - (32,16,1), (64,8,1), (128,4,1), (256,2,1)
  - measure the run time and choose the best block size!

# ERROR HANDLING AND COMPILING

### **Error Handling**

- Checking for errors is crucial for programming GPUs
- cudaError\_t cudaGetLastError()
  - returns the code for the last error
  - resets the error flag back to cudaSuccess
  - cudaPeetAtLastError(): get error code without resetting it
  - if everything OK: cudaSuccess
- char\* cudaGetErrorString(cudaError t code)
  - returns a C-string describing the error

```
cudaMalloc(&d_a, n*sizeof(float));
cudaError_t e = cudaGetLastError();
if (e!=cudaSuccess)
{
    cerr << "ERROR: " << cudaGetErrorString(e) << endl;
    exit(1);
}
```

### **Error Handling**

#### Kernel execution is asynchronous

- first wait for the kernel to finish by cudaDeviceSynchronize()
- only then call cudaGetLastError()
  - otherwise it will be called too soon, the error may not have yet occured
- kernel launch itself may produce errors due to invalid configurations
  - too many threads/block, too many blocks, too much shared memory requested

#### Kernels may produce subtle memory corruption errors

- may get unnoticed even after cudaDeviceSynchronize ()
- subsequent CUDA calls may or may not fail because of such an error
- if they do fail, they were not the origin of the error

#### It helps to keep track of the previous x CUDA calls

• x=1, or x=2, or x=10

### Compiling

CUDA files have ending .cu: squareArray.cu

#### NVidia CUDA Compiler: nvcc

- handles the CUDA part
- hands over pure C/C++ part to host compiler

nvcc -o squareArray squareArray.cu

Additional info about the kernels by option

#### --ptxas-options=-v

nvcc -o squareArray squareArray.cu --ptxas-options=-v
ptxas info : Compiling entry function '\_Z18cuda\_square\_kernelPfi' for 'sm\_10'
ptxas info : Used 2 registers, 28 bytes smem

### **CUDA Short Summary**

#### **Thread Hierarchy**

- thread smallest executable unity
- block group of threads, shared memory for collaboration
- grid consists of several blocks
- warp group of 32 threads

#### **Keyword extensions for C/C++**

gl	ob	al	
de	vi	.ce	

- kernel function called by CPU, executed on GPU
- \_\_device\_\_\_
- \_host\_\_
- function called by GPU and executed on GPU
- [optional] function called and executed by CPU
- kernel launch, chevrons specify grid and block sizes

#### **Compilation:**

<<< . . .>>>

nvcc -o <executable> <filename>.cu --ptxas-options=-v