



Practical Course: GPU Programming in Computer Vision CUDA Memories

Björn Häfner, Benedikt Löwenhauser, Thomas Möllenhoff

Technische Universität München Department of Informatics Computer Vision Group

Summer Semester 2017 September 11 - October 8





Outline

- 1 Overview of Memory Spaces
- 2 Shared Memory
- 3 Texture Memory
- 4 Constant Memory
- 5 Common Strategy for Memory Accesses



Outline

- 1 Overview of Memory Spaces
- 2 Shared Memory
- **3** Texture Memory
- 4 Constant Memory
- **5** Common Strategy for Memory Accesses







CUDA Memories



red line is global memory (off-chip)green circle is the chip, contains SMs and on-chip memory


Björn Häfner, Benedikt Löwenhauser, Thomas Möllenhoff: GPU Programming in Computer Vision

Computer Vision Group

CUDA Memories

Each thread can:

- read / write per-thread registers
- read / write per-block shared memory
- read / write per-grid global memory
- read per-grid constant memory






CUDA Memories

Memory	Location	Access	Scope
Register	On-Chip	Read/Write	1 Thread
Local	Off-Chip	Read/Write	1 Thread
Shared	On-Chip	Read/Write	All Threads in 1 Block
Global	Off-Chip	Read/Write	All Threads + Host
Constant	Off-Chip	Read	All Threads + Host
Texture	Off-Chip	Read/(Write)	All Threads + Host

Other memories:

- local memory
- texture memory
- both are part of global memory



CUDA Variable Type Qualifiers

Variable declaration	Memory	Scope	Lifetime
int var;	register	thread	thread
<pre>int array_var[10];</pre>	local memory	thread	thread
<pre>shared int shared_var;</pre>	shared memory	block	block
<pre>device int global_var;</pre>	global memory	grid	application
<pre>constant int constant_var;</pre>	constant memory	grid	application

Rules of thumb:

- scalar variables without qualifier reside in a register
- (compiler may spill to local memory)
- array variables without qualifier reside in local memory

CUDA Variable Type Performance

Variable declaration	Memory	Penalty
int var;	register	1x
<pre>int array_var[10];</pre>	local	100x
shared int shared_var;	shared	1x
<pre>device int global_var;</pre>	global	100x
<pre>constant int constant_var;</pre>	constant	1x

- scalar variables reside in fast, on-chip registers
- shared memory resides in fast, on-chip memories
- thread local arrays & global variables reside in off-chip memory (though cached on modern architectures)
- constant variables reside in cached off-chip memory



CUDA Variable Type Scale

Variable declaration	Instances	Visibility
int var;	100,000s	1
<pre>int array_var[10];</pre>	100,000s	1
shared int shared_var;	100s	100s
<pre>device int global_var;</pre>	1	100,000s
<pre>constant int constant_var;</pre>	1	100,000s


- 100,000s per-thread variables, read/write by 1 thread
- 100s shared variables, each read/write by 100s of threads
- 1 global variable, is read/write by 100,000s of threads
- 1 constant variable, is read by 100,000s of threads

Computer Vision Group

Local Memory

Compiler might place variables in local memory:

- too many register variables
- a structure consumes too much register space
- an array is not indexed with constant quantities, i.e., when the addressing of the array is not known at compile time







Outline

- 1 Overview of Memory Spaces
- 2 Shared Memory
- **3** Texture Memory
- 4 Constant Memory
- **5** Common Strategy for Memory Accesses



Global and Shared Memory

Global memory is located off-chip

- high latency (often the bottleneck of computation)
- important to minimize accesses
- cached (L1 and L2) for reasonably modern GPUs (not cached for CC 1.x GPUs)
- difficulty: try to coalesce accesses (more later)
- Shared memory is on-chip
 - Iow latency
 - like a user-managed per-SM cache
 - GPUs in lab: 48kb per multiprocessor
 - minor difficulty: try to minimize or avoid bank conflicts (more tomorrow)





Take Advantage of Shared Memory

- Hundreds of times faster than global memory
- Threads can cooperate via shared memory
- Avoid multiple loads of same data by different threads of the block
- Use one/a few threads to load/compute data shared by all threads in the block





```
// forward differences discretization of derivative
2
    __global__ void diff_global(float *result, float *input, int n)
3
      int i = threadIdx.x + blockDim.x*blockIdx.x;
4
5
     float res = 0:
6
     if (i+1 < n)
7
8
      Ł
9
       // each thread loads two elements from global memory
10
       float xplus1 = input[i+1];
       float x0 = input[i];
12
       res = xplus1 - x0;
13
      ŀ
14
      if(i<n) result[i] = res:</pre>
    3
15
```

input[i] is read by thread i-1 and by thread i
 Idea: eliminate redundancy by sharing data



Computer Vision Group

```
#define BLOCK SIZE 32
2
    // forward differences discretization of derivative
3
    global void diff shared(float *result, float *input, int n)
4
    Ł
5
     int i = threadIdx.x + blockDim.x*blockIdx.x:
6
     int iblock = threadIdx.x; // local "block" version of i
7
8
9
     // allocate shared array, of constant size BLOCK SIZE
10
     shared float sh data[BLOCK SIZE];
12
     // each thread reads one element and writes into sh_data
     if (i<n) sh data[iblock] = input[i];</pre>
13
14
     // ensure all threads finish writing before continuing
15
16
     __syncthreads();
17
      . . .
```





```
. . .
2
3
      float res = 0:
      if (i+1 < n)
4
5
      Ł
        // handle thread block boundary
6
        int xplus1 = (iblock+1<blockDim.x)? sh_data[iblock+1] : input[i+1];</pre>
7
        int x0 = sh_data[iblock];
8
        res = xplus1 - x0;
9
10
      }
      if(i<n) result[i] = res:</pre>
11
    7
12
```



```
global void diff global(float *result,
       float *input, int n) {
       int i = threadIdx.x + blockDim.x*blockIdx.x;
                                                           4
 6
                                                           7
 8
                                                          8
 9
10
11
12
                                                         12
13
14
                                                          14
15
16
                                                         16
17
                                                         17
18
                                                         18
       float res = 0:
19
       if (i+1 < n) {
                                                         19
       // each thread loads
                                                         20
21
        // two elements from global memory
                                                         21
         float xplus1 = input[i+1];
                                                         22
         float x0 = input[i];
                                                         23
24
         res = xplus1 - x0;
                                                         24
                                                         25
       3
                                                                 3
26
       if(i<n) result[i] = res:</pre>
                                                         26
27
     3
                                                               3
```

```
__global__ void diff_shared(float *result,
 float *input, int n) {
 int i = threadIdx.x + blockDim.x*blockIdx.x;
 // local "block" version of i
 int iblock = threadIdx.x:
 // allocate shared array of size BLOCK_SIZE
 shared float sh data[BLOCK SIZE];
 // each thread reads one element
 // and writes into sh_data
 if (i<n) sh data[iblock] = input[i];</pre>
 // ensure all threads finish
 // writing before continuing
 __syncthreads();
 float res = 0;
 if (i+1 < n) {
   // handle thread block boundary
   int xplus1 = (iblock+1<blockDim.x)?</pre>
     sh_data[iblock+1] : input[i+1];
   int x0 = sh_data[iblock];
   res = xplus1 - x0;
 if (i<n) result[i] = res;</pre>
```



Size known at kernel launch:

Shared Memory: Dynamic Allocation

Size known at compile time:

```
__global__ void kernel (...)
     __global__ void kernel (...)
                                                         2
 3
       shared float s data[BLOCK SIZE];
                                                               extern shared float s data[]:
 5
 6
                                                              ٦,
     3
 7
                                                         8
                                                             int main(void)
 8
     int main(void)
                                                         9
 9
                                                              £
10
                                                               // allocate enough shared memory
11
                                                               size t smBvtes = block.x * block.v * block.z
13
                                                                                * sizeof(float);
14
                                                        14
                                                               kernel <<<grid.block.smBvtes>>> (...);
       kernel <<<grid,block>>> (...);
16
     3
```

- Always use dynamic allocation
 - flexibility w.r.t. maximal block size: can specify at run time
 - no waste of resources: more blocks can run in parallel



Shared Memory: Synchronization

Computer Vision Group

syncthreads();

Synchronizes all threads in a block

- generates a barrier synchronization instruction
- no thread can pass this barrier until all threads in the block reach it
- used to avoid Read-After-Write / Write-After-Read / Write-After-Write hazards for shared memory accesses
- Allowed in conditional code ("if", "while", etc.) only if the conditional is uniform across the block

■ e.g. every thread follows the same "if"- or "else"-path





Shared Memory: Synchronization

- Always use __syncthreads(); after writing to the shared memory to ensure that data is ready for accessing
- Don't synchronize or serialize unnecessarily

```
1 __global__ void share_data(int *input)
2 {
3 extern __shared__ int data[];
4 data[threadIdx.x] = input[threadIdx.x];
5 __syncthreads();
6 // the state of the entire data array
7 // is now well-defined for all threads in the block
8 }
```






- 1 Overview of Memory Space
- 2 Shared Memory
- 3 Texture Memory
- 4 Constant Memory
- 5 Common Strategy for Memory Accesses

che Universität Müncher



Texture Memory

- GPUs were originally intended to do computer graphics
- Still contain specialized hardware for frequent operations such as texture mapping



Computer Vision Group

Textures

- Texture memory is part of global memory
- (Read-only), cached
- Global memory reads are performed through extra hardware for texture manipulation

SM)	`	_			_	_		in.	tructi	en Ca	cho	_		_	_	_			
	Wa	rp Sci	heduler				rp Scho	duler			Wa	ıp Scl	voduler			Wa	rp Sche	duler	
Dispatch Dispatch		Dispatch Dispatch					Dispatch Dispatch					0	ispati	:h	Dispatch				
							Regi	ister I	File (65,53	6 x 3	2-bit							
			+		+		+			٠	٠		+	+				٠	
Core	Core	Core	DP Usit	Core	Core	Core	OP Unit		SFU	Core	Core	Core	OP Unit	Core	Core	Core	DP Usit	LDIST	SFI
	Core	Core	DP Unit	Core	Core	Core	OP Unit		sru	Core	Core	Core	OP Unit	Con	Core	Core	DP Unit		571
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit		SFU	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	12:51	571
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit		57U	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit		571
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	L0157	57U	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	10-51	571
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	L0/57	SFU	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	LDIST	371
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	L0/87	SFU	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	1.0-51	58
Core	Core	Core	DP Unit	Care	Core	Core	DP Unit	LOST	SFU	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	LD-ST	51
Core	Core	Core	DP U+4	Core	Core	Core	OP Unit	LOIST	SFU	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	LD-ST	381
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	LOIST	SFU	Care	Core	Core	OP Unit	Core	Core	Core	DP Unit	LD-ST	58
Core	Core	Core	DP Unit	Care	Core	Care	OP Unit	LOIST	SFU	Care	Core	Core	OP Unit	Core	Core	Core	DP Unit	LD-ST	58
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	LOST	SFU	C	Core	Core	OP Unit	Core	Core	Core	DP Unit	LD-ST	50
Core	Core	Core	DP Unit	Care	Core	Care	OP Unit	LOST	SFU	C	Core	Cere	OP Unit	Core	Corr	Core	DP Unit	LDST	50
Core	Core	C	DP Unit	Core	Core	Core	OP Unit	LOST	sru	Care	Core	Core	OP Unit	Core	Core	Core	DP Unit	LD-ST	57
Core	Core	C	DP Unit	Core	Core	Core	OP Unit	LOIST	sru	Care	Core	Core	OP Unit	Core	Core	Core	DP Unit	LDIST	57
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	10157	sru	Core	Core	C	OP UNK	Con	Core	Core	DP Unit	LDST	57
								Inter	conn	ict Ne	beprk								
							64 KB		_	_	_	_							
							48 K	B Re	ad-O	niy D	ata C	ach							
	Теж		Tex			Tex		Tex			Tex		Te	Tex Tex				Tex	
	Tex		Tex			Tex		Te			Tex		Ter			Tex		Tex	



Why use Textures?

- Data is cached, cache is optimized for 2D spatial locality
- Filtering (interpolation) with no additional costs
 - linear / bilinear / trilinear
- Wrap modes with no additional costs
 - for "out-of-bounds" addresses
- Addressable in 1D, 2D, or 3D
 - using integer or normalized [0,1) coordinates



Texture Usage: Overview

Host (CPU) code:

- allocate global memory
- create a texture reference object
- bind the texture reference to the allocated memory
- use texture reference in kernels
- when done: unbind texture reference
- Device (GPU) code:
 - fetch (read) using texture reference
 - tex1D(texRef,x), tex2D(texRef,x,y), tex3D(texRef,x,y,z)
- Work best together with cudaArray (more later)



Texture Usage: Texture Reference

Define a texture reference at file scope:

```
texture <Type, Dim, ReadMode> texRef;
```

- Type: int, float, float2, float4, ...
- Dim: 1, 2, or 3, data dimension
- ReadMode:
 - cudaReadModeElementType for integer-valued textures: return value as is
 - cudaReadModeNormalizedFloat for integer-valued textures: normalize value to [0,1)





Texture Usage: Set Parameters

Set boundary conditions for x and y

- texRef.addressMode[0] = cudaAddressModeClamp;
- texRef.addressMode[1] = cudaAddressModeClamp;
- cudaAddressModeClamp, cudaAddressModeWrap
- Enable/disable filtering
 - texRef.filterMode = cudaFilterModePoint;
 - cudaFilterModePoint, cudaFilterModeLinear
- Set whether coordinates are normalized to [0,1)
 - texRef.normalized = false;



Texture Usage: Bind and Unbind

Bind texture to array:

cudaBindTexture2D(NULL, &texRef, ptr, &desc, width, height, pitch)

- ptr: pointer to allocated array in global memory
- width: width of array
- height: height of array
- pitch: pitch of array in bytes, if ptr was allocated using cudaMalloc, this is width*sizeof(ptr[0])
- desc: number of bits for each texture channel, e.g., cudaCreateChannelDesc<float>()

Unbind texture:

```
cudaUnbindTexture(texRef);
```



Textures: Example

```
texture<float,2,cudaReadModeElementType> texRef; // at file scope
2
3
     __global__ void kernel (...)
4
5
       int x = threadIdx.x + blockDim.x*blockIdx.x;
6
       int v = threadIdx.v + blockDim.v*blockIdx.v;
7
       float val = tex2D(texRef, x+0.5f, y+0.5f); // add 0.5f to get center of pixel
8
       . . .
9
     3
10
11
     int main()
12
     Ł
13
14
       texRef.addressMode[0] = cudaAddressModeClamp; // clamp x to border
15
       texRef.addressMode[1] = cudaAddressModeClamp; // clamp y to border
16
       texRef.filterMode = cudaFilterModeLinear: // linear interpolation
17
       texRef.normalized = false; // access as (x+0.5f, y+0.5f), not as ((x+0.5f)/w, (y+0.5f)/h)
18
       cudaChannelFormatDesc desc = cudaCreateChannelDesc<float>();
19
       cudaBindTexture2D(NULL, &texRef, d_ptr, &desc, w, h, w*sizeof(d_ptr[0]));
20
       kernel <<<grid.block>>> (...);
21
       cudaUnbindTexture(texRef):
22
23
```

Computer Vision Group

Textures: cudaArray

Textures can use memory stored in a space filling curve

Better texture cache hit rate due to improved 2D locality

- Copying data to a cudaArray will cause it to be formatted to such a curve
- { cudaArray, cudaMallocArray, cudaMemcpyToArray, cudaBindTextureToArray, cudaFreeArray }

```
cudaArray* cuArray;
```

3

```
cudaMallocArray(&cuArray, &channelDesc, width, height);
```

cudaMemcpyToArray(cuArray, 0, 0, h_data, size, cudaMemcpyHostToDevice); cudaBindTextureToArray(texRef, cuArray, channelDesc);

```
cudaBindTextureToArray(texRef, cuArray, channelDesc)
```

```
cuFreeArray(cuArray); // free device memory
```

How Computer Vision Group

Surface Memory

- Device code (CC ≥ 2.0) can read/write to cudaArray by using surfaces
- See CUDA SDK example simpleSurfaceWrite
- Surface operations have
 - no interpolation or data conversion
 - but some boundary handling
- Some caveats:
 - texture cache is <u>not</u> notified of cudaArray modifications
 - similarly, texture cache is also <u>not</u> notified of global memory modifications
 - start new kernel to pick up modifications
 - surface write/reads take x coordinates in byte size





- 1 Overview of Memory Spaces
- 2 Shared Memory
- **3** Texture Memory
- 4 Constant Memory
- 5 Common Strategy for Memory Accesses



che Universität Müncher

Computer Vision Group

Constant Memory

Part of global memory

- Read-only, cached
 - cache is dedicated
 - will not be overwritten by other global memory reads

Fast!

■ Limited size, use it to store a few cruical parameters (convolution kernel, 4 × 4 camera matrix, ...)

	_	_	_	_	_	_	_	_	tructi	en Ca		_	_	_	_	_	_		_
_	Wat		Dispa		Warp Scheduler Dispatch Dispatch					-		Disca	Warp Scheduler Dispatch Dispatch						
0		•	Uispa	ocn.	0	spato	n	Uispa	ich	U	spate	•	Uispa	xn	U	Ispan	in i	Uispai	ten
							Regi	ister I	File (65,53	6 x 3	2-bit							
٠		٠	+	+			+	+	٠	٠					٠		+		F
Core	Core	Core	OP Unit	Core	Core	Core	OP Unit		87U	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit		87
		Core	OP Unit	Core	Core	Core	OP Unit		SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit		8F
Core	Core	Core	OP Unit	Core	Core	Core	OP Unit		sru	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit		57
Core	Core	Core	OP Unit	Core	Core	Core	OP Unit	LDIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	1.3-51	87
Core	Core	Core	OP Unit	Cere	Core	Core	OP Unit	LOIST	SFU	Care	Core	Core	DP Unit	Core	Core	Core	DP Unit	1.0.51	
Core	Core	Care	OP UNK	Core	Core	Core	OP Unit	LOST	ຣ FU	Care	Core	Core	DP Unit	Core	Core	Core	CP UNI	LINST	5
Core	Core	C	OP Unit	Cere	Core	Core	OP Unit	LOST	sru	Care	Core	Core	DP Unit	Core	Core	Core	OP UNI	LEAST	5
Care	Care	Cara	00.044	Cara	Corre	Care	OP Unit	LOST	seu	Care	Cere	Core.	TOP III-II	Core	Care	Care	CP Live	12/37	
Care	Care		OP Unit	Care	Corre		OP Unit	1017	SFU	Core			DP Links	Core		Core	DP Link	1997	
Care	Care		OP Unit		Corr		OP Unit	1017	seu	-	-	-	DP Linit	_	Care		DP Unit	1947	
	Core	_	-	-	Core		OP Unit	1017	-	Care	_	-	COP LINE	Core	_	Cores	DP Links	10.07	H
-	Core	-	_	Core	-	-	OP Unit	10.87	-	Core	-	-		Core	-	Core	DP Live	10.07	L
-	-	_	-	-	-	-	OP Unit	LOST	SFU	-	-	-	COP Lines	_	_	-	CP Live	12/51	-
Core	_	-	OP UNA	-	Core	-	_		-	-	Core	-		_	Core	-			L
Core	Core	⊢	OP Unit	Core	Core	-	OP Unit	LDIST	SFU	⊢	Core	-	DP Unit		-	Core	DP Unit	LDIST	L
Core	Core	Core	OP Unit	Core	Core	Core	OP Unit	LDIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	CP Unit		81
Core	Core	Core	OP Unit	Core	Core	Core	OP Unit		SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit		87
-							64 KB			ict Ne		Car	he						
							_	Snan B Re	_	_	-	_					-	_	
	Тех		Te	4		Tex		Tex		-	Tex		Te			Tex		Tex	1
	Tex		Te			Tex		Tex			Tex		Te			Tex		Tex	

Computer Vision Group

Constant Memory

- Defined at file scope
- Qualifier: __constant__
- Examples:
 - __constant__ float myparam;
 - __constant__ float constKernel[KERNEL_SIZE];
 - array size must be known, no dynamic allocation possible
- Reading only on device:

```
float val = myparam; val = constKernel[0];
```

Writing only on host:

```
cudaMemcpyToSymbol(constKernel, h_ptr, szBytes);
```



Outline

- 1 Overview of Memory Spaces
- 2 Shared Memory
- **3** Texture Memory
- 4 Constant Memory

5 Common Strategy for Memory Accesses

che Universität Müncher



Global Memory: Coalescing

- Global memory access is slow (400-800 clock cycles)
- Hardware coalesces (combines) memory accesses
 - chunks of size 32 B, 64 B, 128 B
 - aligned to multiples of 32 B, 64 B, 128 B, respectively
- Coalescing is per warp
 - each thread reads a char: 1B*32 = 32 B chunk
 - each thread reads a float: 4B*32 = 128 B chunk
 - each thread reads a int2: 8B*32 = 2*128 B chunks






Global Memory: Coalescing

Make sure threads within a warp access

- a contiguous memory region
- as few 128 B segments as possible
- Huge performance hit for non-coalesced accesses
 - memory accesses per warp will be serialized
 - worst case: reading chars from random locations

Global Memory: Coalescing





The Most Important CUDA Optimization

Minimize the number of global memory accesses

- they are the slowest operations
- essentially the only reason for slow kernel run time
- if you access global memory, do it coalesced
- Rules of thumb:
 - neighboring threads must access neighboring elements
 - array[threadId.x + blockDim.x * blockIdx.x]
 - (two float arrays are better than one float2 array)
 - use layered memory layout for multi-channel images
 - value is used a lot in same thread: load in local variable
 - even if used just more than once
 - if one value is used by lots of threads: shared memory
 - but if used only by 2 or so threads, global mem is still OK





Recommended Further Reading

CUDA Programming Guide (linked on course page)

- Appendix B.1 B.4
- Chapter 3, sections 3.2.1 3.2.3

Best Practices Guide (linked on course page)

Chapter 9, section 9.2