GPU Programming in Computer Vision

Evgeny Strekalovskiy, Maria Klodt Jan Stühmer, Mohamed Souiai

CUDA Memories

Technical University Munich, Computer Vision Group Winter Semester 2013/2014, March 3 – April 4

Outline


- Overview of Memory Spaces
- Shared Memory
- Texture Memory
- Constant Memory
- Common Strategy for Memory Accesses
- See the Programming Guide for more details

OVERVIEW OF MEMORY SPACES

CUDA Memories

Each thread can:

- read / write per-thread registers
- read / write per-block shared memory
- read / write per-grid global memory
- read per-grid constant memory




CUDA Memories

Memory	Location	Cached	Access	Scope
Register	On-chip	No	Read/write	One thread
Local	Off-chip	No	Read/write	One thread
Shared	On-chip	N/A	Read/write	All threads in a block
Global	Off-chip	No	Read/write	All threads + host
Constant	Off-chip	Yes	Read	All threads + host
Texture	Off-chip	Yes	Read (CUDA 2.1	All threads + host
			and previous)	

Other memories:

- Iocal Memory
- texture Memory
 - both are part of global memory



CUDA Variable Type Qualifiers

Variable declaration	Memory	Scope	Lifetime
int var;	register	thread	thread
<pre>int array_var[10];</pre>	local	thread	thread
<pre>shared int shared_var;</pre>	shared	block	block
	global	grid	application
<pre>constant int constant_var;</pre>	constant	grid	application

- "automatic" scalar variables without qualifier reside in a register
 - compiler may spill to thread local memory
- "automatic" array variables without qualifier reside in thread local memory

CUDA Variable Type Performance

Variable declaration	Memory	Penalty
int var;	register	1x
<pre>int array_var[10];</pre>	local	100x
<pre>shared int shared_var;</pre>	shared	1x
device int global_var;	global	100x
<pre>constant int constant_var;</pre>	constant	1x

- scalar variables reside in fast, on-chip registers
- shared variables reside in fast, on-chip memories
- thread local arrays & global variables reside in off-chip memory
- constant variables reside in cached off-chip

CUDA Variable Type Scale


Variable declaration	Instances	Visibility
int var;	100,000s	1
<pre>int array_var[10];</pre>	100,000s	1
<pre>shared int shared_var;</pre>	100s	100s
device int global_var;	1	100,000s
<pre>constant int constant_var;</pre>	1	100,000s

- 100Ks per-thread variables, R/W by 1 thread
- 100s shared variables, each R/W by 100s of threads
- I global variable is R/W by 100Ks threads
- I constant variable is readable by 100Ks threads


Local Memory

Compiler might place variables in local memory:

- too many register variables
- a structure consumes too much register space
- an array is not indexed with constant quantities, i.e.
 when the addressing of the array is not known at compile time



Example: Thread Local Variables



SHARED MEMORY

Global and Shared Memory

Global memory is located off-chip

- high latency (often the bottleneck of computation)
- important to minimize accesses
- not cached for CC 1.x GPUs
- main difficulty: try to coalesce accesses (more later)

Shared memory is on-chip

- Iow latency
- like a user-managed per-multiprocessor cache
- minor difficulty: try to minimize or avoid bank conflicts (more later)

Take Advantage of Shared Memory

- Hundreds of times faster than global memory
- Threads can cooperate via shared memory
- Avoid multiple loads of same data by different threads of the block
- Use one/a few threads to load/compute data shared by all threads in the block

```
// forward differences discretization of derivative
 global void diff global(float *result, float *input, int n)
{
 int i = threadIdx.x + blockDim.x*blockIdx.x;
 float res = 0;
 if (i+1 < n)
  {
   // each thread loads two elements from global memory
   float xplus1 = input[i+1];
                                      two loads
   float x0 = input[i];
   res = xplus1 - x0;
                               What are the bandwidth
  }
 result[i] = res;
                             requirements of this kernel?
```

```
// forward differences discretization of derivative
 global void diff global(float *result, float *input, int n)
{
 int i = threadIdx.x + blockDim.x*blockIdx.x;
 float res = 0;
 if (i+1 < n)
  {
   // each thread loads two elements from global memory
   float xplus1 = input[i+1];
                                    again by thread i-1
   float x0 = input[i];
                                     once by thread i
   res = xplus1 - x0;
                              How many times does this
  }
                                kernel load input[i]?
 result[i] = res;
```

```
// forward differences discretization of derivative
 global void diff global(float *result, float *input, int n)
{
 int i = threadIdx.x + blockDim.x*blockIdx.x;
 float res = 0;
 if (i+1 < n)
  ł
    // each thread loads two elements from global memory
   float xplus1 = input[i+1];
   float x0 = input[i];
                                          Idea:
   res = xplus1 - x0;
                                 eliminate redundancy
  }
                                    by sharing data
 if (i<n) result[i] = res;</pre>
```


// forward differences discretization of derivative global void diff shared(float *result, float *input, int n) { int i = threadIdx.x + blockDim.x*blockIdx.x; int iblock = threadIdx.x; // local "block" version of i // allocate shared array, of constant size BLOCK SIZE shared float sh data[BLOCK SIZE]; // each thread reads one element and writes into sh data if (i<n) sh data[iblock] = input[i];</pre> // ensure all threads finish writing before continuing syncthreads();

```
// forward differences discretization of derivative
 global void diff shared(float *result, float *input, int n)
{
 float res = 0;
 if (i+1 < n)
    // handle thread block boundary
    int xplus1 = (iblock+1<blockDim.x? sh data[iblock+1]</pre>
                                         input[i+1]);
    int x0 = sh data[iblock];
    res = xplus1 - x0;
  }
 if (i<n) result[i] = res;</pre>
}
```

```
// forward differences discretization of derivative
  qlobal
void diff global(float *result, float *input, int n)
  int i = threadIdx.x + blockDim.x*blockIdx.x;
  float res = 0;
  if (i+1 < n)
  ł
    // each thread loads two elements
    float xplus1 = input[i+1];
                 = input[i];
    float x0
    res = xplus1 - x0;
  if (i<n) result[i] = res;</pre>
```

```
if (i<n) result[i] = res;</pre>
```

Shared Memory: Dynamic Allocation



Always use dynamic allocation

- flexibility w.r.t. maximal block size: can specify at run time
- no waste of resources: more blocks can run in parallel

Shared Memory: Synchronization

syncthreads();

Synchronizes all threads in a block

- generates a barrier synchronization instruction
- no thread can pass this barrier until all threads in the block reach it
- used to avoid Read-After-Write / Write-After-Read / Write-After-Write hazards for shared memory accesses
- Allowed in conditional code ("if", "while", etc.) only if the conditional is uniform across the block
 - e.g. every thread follows the same "if"- or "else"-path

Shared Memory: Synchronization

Always use <u>syncthreads</u> () after writing to shared memory to ensure that data is ready for accessing

```
__global___void share_data(int *input)
{
    extern __shared___int data[];
    data[threadIdx.x] = input[threadIdx.x];
    __syncthreads();
    // the state of the entire data array
    // is now well-defined for all threads in the block
}
```

Don't synchronize or serialize unnecessarily

TEXTURE MEMORY

Texture Memory

- Actually part of global memory
- Read-only, cached
- Global memory reads are performed through extra hardware for texture manipulation

SMX	MX Instruction Cache																		
	War	n Sch	eduler	_	_	Wa	rp Scher		tructi	on Ca		n Sct	neduler	_		Wa	rp Sche	duler	
Di	Warp Scheduler Dispatch Dispatch				Di	spatc			ch	Di			Dispat	tch	D		:h		tch
	+		+			+	Dent	+			+	0.1-14	+			+		+	
		÷				Ŧ	Regi	ster I	-iie (i	5,53		2-Dit			•	•	•	÷	
Core						Core	DP Unit	LD/ST	SFU	Core					Core		DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core		Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
	Interconnect Network 64 KB Shared Memory / L1 Cache																		
							48 K	B Re	ad-O	nly D	ata C	ache	,						
	Tex		Tex			Tex		Tex			Tex		Te>	(Tex		Tex	
	Tex		Tex			Tex		Tex			Tex		Tex	¢		Tex		Tex	¢



Texture is a CUDA abstraction for reading data

Benefits:

- data is cached
 - optimized for 2D spatial locality
 - 32 B cache line (smaller than global mem cache line 128 B)
- filtering (interpolation) with no additional costs
 - linear / bilinear / trilinear
- wrap modes with no additional costs
 - for "out-of-bounds" addresses
- addressable in 1D, 2D, or 3D
 - using integer or normalized [0,1) coordinates

Texture Usage: Overview

Host (CPU) code:

- allocate global memory
- create a texture reference object
- bind the texture reference to the allocated memory
- use texture reference in kernels
- when done: unbind texture reference

Device (GPU) code:

- fetch (read) using texture reference
- tex1D(texRef,x), tex2D(texRef,x,y), tex3D(texRef,x,y,z)

Texture Usage: Texture Reference

Define a texture reference at file scope:

texture <Type, Dim, ReadMode> texRef;

- Type: int, float, float2, float4, ...
- Dim: 1, 2, or 3, data dimension
- ReadMode:
 - cudaReadModeElementType
 - for integer-valued textures: return value as is
 - cudaReadModeNormalizedFloat
 - for integer-valued textures: normalize value to [0,1)

Texture Usage: Set Parameters

Set boundary conditions for x and y

Enable/disable filtering

texRef.filterMode = cudaFilterModePoint

cudaFilterModePoint, cudaFilterModeLinear

Set whether coordinates are normalized to [0,1) texRef.normalized = false

Texture Usage: Bind and Unbind

Bind texture to array

cudaBindTexture2D

(NULL, &texRef, ptr, &desc, width, height, pitch)

- ptr: pointer to allocated array memory
- width: width of array
- height: height of array
- pitch: pitch of array in bytes
 - if ptr was allocated using cudaMalloc(), this is width*sizeof(ptr[0])
- desc: number of bits for each texture channel
 - cudaCreateChannelDesc<float>() // or float2, float4, int, …
- Unbind texture

cudaUnbindTexture(texRef)

Textures: Example

. . .

```
texture<float,2,cudaReadModeElementType> texRef; // at file scope
```

```
global void kernel (...)
   int x = threadIdx.x + blockDim.x*blockIdx.x;
   int y = threadIdx.y + blockDim.y*blockIdx.y;
   float val = tex2D(texRef, x+0.5f, y+0.5f); // add 0.5f to get center of pixel
    • • •
}
int main()
{
    . . .
    texRef.addressMode[0] = cudaAddressModeClamp;
                                                   // clamp x to border
    texRef.addressMode[1] = cudaAddressModeClamp; // clamp y to border
    texRef.filterMode = cudaFilterModeLinear;
                                                   // linear interpolation
    texRef.normalized = false; // access as (x+0.5f,y+0.5f), not as ((x+0.5f)/w,(y+0.5f)/h)
    cudaChannelFormatDesc desc = cudaCreateChannelDesc<float>();
    cudaBindTexture2D(NULL, &texRef, d ptr, &desc, w, h, w*sizeof(d ptr[0]));
   kernel <<<grid,block>>> (...);
    cudaUnbindTexture(texRef);
```

CONSTANT MEMORY

Constant Memory

- Part of global memory
- Read-only, cached
 - cache is dedicated
 - same as for textures
 - will not be overwritten by other global memory reads
- fast
- Iimited size (48 KB)
 - few small crucial parameters

SM)	MX Instruction Cache																		
			neduler		_		rp Schee		truction	on Ca									
	lispatc		Dispat	tch	Di	ispato	State of the local division of the local div	Dispat	tch	Di		2. C	neduler Dispat	ch	Di	ispatc	rp Schei h	duler Dispat	ch
	+		+ + + + +											÷		÷			
L.		Register File (65,536 x 32-bit)																	
Core		Core	DP Unit		Core	Core	DP Unit	LD/ST	SFU		Core		DP Unit		Core		DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit		SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
							64 KB		conne ed Me			Cac	he						
											-								
	Tex	T	Tex		48 KB Read-Only Data Cache Tex Tex Tex Tex Tex Tey										Tex				
	Tex		Tex			Tex		Tex	(Tex		Tex			Tex		Tex	

Constant Memory

- Defined at file scope
- Qualifier: <u>constant</u>
 - __constant__ float myparam;
 - _constant__ float constKernel[KERNEL_SIZE];
 - array size must be known, no dynamic allocation possible
- Reading only on device
 - float val = myparam; val = constKernel[0];
- Writing only on host
 - cudaMemcpyToSymbol (constKernel, h_ptr, sizeBytes);

A COMMON STRATEGY FOR MEMORY ACCESSES

Global memory access is slow

400-800 clock cycles

Hardware coalesces (combines) memory accesses

- chunks of size 32 B, 64 B, 128 B
- aligned to multiples of 32 B, 64 B, 128 B, respectively

Coalescing is per warp (CC 1.x: per halfwarp)

- each thread reads a char: 1B*32 = 32 B chunk
- each thread reads a float: 4B*32 = 128 B chunk
- each thread reads a int2: 8B*32 = 2*128 B chunks

Global memory access is slow

400-800 clock cycles

Make sure threads within a warp access

a contiguous memory region

as few 128 B segments as possible (CC>=2.0)

- CC >= 2.0: Cached accesses, cache line is always 128 B
- CC 1.x: more restrictive as to when coalescing occurs

Huge performance hit for non-coalesced accesses

- memory accesses per warp will be serialized
- worst case: reading chars from random locations

Aligned and non-sequential												
Addresses: _	96	128	160	192	224	256	288					
-												
	Threads:	0				31						
Compute capability:	1.0 and	1.1	1.2 and 1.3		2.x	and 3.x						
Memory transactions:		Unca	ched	Unc	ached	Cach	ed					
	8x 32B at 3	128	1x 64B at 128	1x 32B	at 128	1x 128B at	t 128					
	8x 32B at 3	160	1x 64B at 192	1x 32B	at 160							
	8x 32B at 3	192		1x 32B	at 192							
	8x 32B at 2	224		1x 32B	at 224							


	Aligne	d and non-sequ	iential	
Addresses: _	96 128	160 1	92 224	256 288
-		X 1 1 1 1 1 1 1 1 1 1 1		
	Threads: 0			31
Compute capability:	1.0 and 1.1	1.2 and 1.3	2.x	and 3.x
Memory transactions:	Unc	ached	Uncached	Cached
	8x 32B at 128	1x 64B at 128	1x 32B at 128	1x 128B at 128
	8x 32B at 160	1x 64B at 192	1x 32B at 160	
	8x 32B at 192		1x 32B at 192	
	8x 32B at 224		1x 32B at 224	

Mis-aligned and sequential													
Addresses:	96 128	160	192 224	256 288									
-													
	///	///////////////////////////////////////		////									
	Threads: 0			31									
Compute capability:	1.0 and 1.1	1.2 and 1.3	2.x	and 3.x									
Memory transactions:	Unca	ached	Uncached	Cached									
	7x 32B at 128	1x 128B at 128	1x 32B at 128	1x 128B at 128									
	8x 32B at 160	1x 64B at 192	1x 32B at 160	1x 128B at 256									
	8x 32B at 192	1x 32B at 256	1x 32B at 192										
	8x 32B at 224		1x 32B at 224										
	1x 32B at 256		1x 32B at 256										

- I. Process data in chunks to take advantage of fast shared memory
 - process each chunk in its own block
- 2. Load data from global to shared memory
 using as coalesced accesses as possible
- 3. Process data in shared memory
 - freedom w.r.t. accesses: no coalescence requirements
- 4. Write data back from shared to global memory
 using as coalesced accesses as possible




Partition data into several chunks



Handle each data chunk with one thread block


- each chunk must fit into shared memory for the block
- this determines the maximal size of the chunks



Load data from global to shared memory


- using as coalesced accesses as possible
- distribute data loading across multiple threads





Process data in shared memory

- much more freedom w.r.t. memory accesses
- even random accesses may still be fast



Write data back from shared to global memory

- using as coalesced accesses as possible
- distribute data writing across multiple threads

The Most Important CUDA Optimization

Minimize the number of global memory accesses

- they are the slowest operations
- essentially the only reason for slow kernel run time
- If you access global memory, do it coalesced

Rules of thumb:

- neighboring threads must access neighboring elements
 array[threadId.x + blockDim.x * blockIdx.x]
- two float arrays are better than one float2 array
 - therefore: use layered memory layout for multi-channel images
- if one value is used a lot in same thread: load in local variable
 - even if used just more than once
- if one value is used by lots of threads: shared memory
 - but if used only by 2 or so threads, don't bother, global mem is still OK